Abstract-In this study, we design a differential low-noise amplifier (LNA) using a 0.18-RF CMOS process. To improve its linearity, we propose a harmonic rejection technique using RC feedback at the gain stage. The third harmonic component of the drain node of the common-gate transistor is fed back to the source node of the common-gate transistor to restrict the generation of the third harmonic component at the output of the LNA. To verify the feasibility of the proposed technique for a linear amplifier, we designed a typical LNA and the proposed LNA in an identical process and with the same design parameters apart from the feedback loop of the proposed LNA. The measured improvement of the input-referred P1 dB of the proposed LNA is approximately 3 dB compared to that of the typical LNA. From these measured results, we successfully prove the feasibility of the proposed linearization technique.
I. INTRODUCTION
T HE low-noise amplifier (LNA) finds many uses owing to its essential functions for wireless communication systems. In particular, LNAs designed to use CMOS technology have become more popular due to their low unit cost and easy integration with other circuit blocks [1] - [4] . However, CMOS technology presents various obstacles in the design of RF amplifiers, thwarting efforts to achieve good performance compared to RF amplifiers designed using III-V compound semiconductors. For example, given that there is no through-via hole in the CMOS process, a gain-reduction problem arises due to the parasitic inductance of the bond wires. Additionally, the linearity of the CMOS process itself is worse than that with a compound semiconductor, which makes it challenging to design a CMOS amplifier with high linearity [5] , [6] . Fortunately, the gain-reduction problems induced by the parasitic inductance can be resolved by adapting a differential structure and hence generating virtual ground (GND) nodes in the CMOS circuits. However, a technique to improve the linearity of CMOS needs to be sought consistently for the satisfactory performance of a CMOS amplifier compared to that of a compound semiconductor. In this study, we propose a harmonic rejection technique using a feed- back loop at the gain stage to enhance the linearity of CMOS amplifiers.
II. PROPOSED HARMONIC REJECTION TECHNIQUE USING A FEEDBACK LOOP
To enhance the linearity of the amplifier, the harmonic components at the nodes of the amplifier need to be suppressed. If we first consider the second harmonic component in the differential amplifiers, by virtue of the benefit of the differential structure, the second harmonic component may be suppressed at the input and output baluns and at the virtual ground nodes. Thus, we focus here on the rejection of the third harmonic component for a CMOS amplifier designed using a differential structure. The second harmonic component is ignored to simplify the analysis. The node voltages of the typical CMOS amplifier shown in Fig. 1 can therefore be calculated as follows: (1) Here, we assume that the amplifier is fully differential and that the even-order harmonics generated from and with an even do not exist. From (1), the third harmonic term of can be calculated as follows:
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In this work, we proposed a harmonic rejection technique using a feedback loop to suppress the third harmonic of (3). A conceptual diagram of the proposed harmonic rejection technique is provided in Fig. 2 . As shown in Fig. 2(a) , we use feedback of which the transfer function is between the drain 
Here, we assume that the magnitude of is zero for the fundamental frequency and that is much larger than . From (4), to ensure that the third harmonic of is lower than that of , the term of (4) must be higher than . Accordingly, the polarity of the magnitude of for the third harmonic component must be negative. For negative polarity of without additional circuit components, we reconstruct the circuit shown in Fig. 2(a) into the circuit shown in Fig. 2(b) . By cross-coupling through , as shown in Fig. 2(b) , we easily ensure that has negative polarity, thus suppressing the third harmonic component at the output node of the differential amplifier.
III. DESIGN OF A LNA USING THE PROPOSED HARMONIC REJECTION TECHNIQUE
To verify the feasibility of the proposed harmonic rejection technique, we designed a 5 GHz LNA in the 0.18 RF CMOS process. Fig. 3 shows a simplified schematic of the designed LNA, where some of the bias circuits are omitted. The first stages of the designed LNA are designed using a noise-matching technique with inductive source-degeneration, as shown in Fig.  3 . The harmonic rejection technique is adapted to the second stage of the LNA. The and components shown in Fig. 3 constitute the feedback loop. The value of determines the strength of the feedback signal.
acts as a dc blocking device and restricts the fundamental components from entering into a feedback loop.
We also designed a typical LNA. All of the design parameters of the LNAs are identical to each other except for and the feedback loop, . To ensure an identical operating frequency of the typical and the proposed LNA, the designed values of are 620 fF and 450 fF for the typical and the proposed LNA, respectively. The and the values in Fig. 3  are and 70 fF, respectively. Although we assume that the magnitude of is zero for the fundamental frequency in (4), the magnitude is in fact approximately 1/35. Fig. 4 shows a photograph of the LNA using the proposed harmonic rejection technique. The chip size of the LNA is . The measured results are obtained using an on-wafer test with a GSSG probe tip. Fig. 5 shows the measured s-parameters of the proposed LNA. We obtained a maximum gain of 19 dBm at an operating frequency of 4.6 GHz. Fig. 6 shows the measured fundamental and third harmonics of the proposed and typical LNAs according to the input power. As shown in Fig. 6 , the third harmonic of the proposed LNA is lower than that of the typical LNA by approximately 3 dB. The gain of the fundamental frequency is degraded by 1 dB compared to that of the typical LNA. We determined that the undesired feedback of the fundamental component degrades the gain of the proposed LNA. We find that the proposed feedback loop to reduce third harmonic does not cause instability. The measured noise figures of the typical and proposed LNAs are shown in Fig. 7(a) . Fig. 7(b) shows the measured stability factor of the proposed LNA. The measured performances of the typical and proposed LNAs are summarized in Table I [7] , [8] . Here, the figure of merit (FoM) is calculated as follows [9] : (5) V. CONCLUSION In this study, we proposed a harmonic rejection technique using RC feedback for a differential CMOS amplifier. The third harmonic component of the drain node of the common-gate transistor is fed back to the drain of the common-source transistor to restrict the generation of the third harmonic component at the output of the LNA. The feedback of the fundamental component is minimized using the values of a resistor and a capacitor, which constitute the feedback loop. To verify the feasibility of the proposed technique for a linear amplifier, we designed a typical LNA and the proposed LNA in an identical process and with the same design parameters except for the feedback loop of the proposed LNA. The experimental results successfully demonstrate the feasibility of the proposed technique. Although the proposed technique is demonstrated by designing what can be considered a pseudo-differential LNA, it will work for a differential LNA as well.
IV. MEASUREMENT RESULTS

